Terms search
1

The Art of Analog Layout 3ed 2023
Hastings A.
2

The Art of Analog Layout
Alan Hastings
3

The Art of Analog Layout
Hastings A.
4

The Art of Analog Layout
Alan Hastings
5

Backgate Bias Accelerator for sub-100 ns Sleep-to-Active Modes Transition Time
Levacq; D.; Takamiya; M.; Sakurai; T
6

Backgate-induced characteristics of ion-implanted GaAs MESFET's
Shih-Tsang Fu; Das; M.B
7

The Art Of Analog Layout
Alan Hastings
8

The Art of Analog Layout
Alan Hastings
9

Racehoss
Albert Race Sample
10

Threshold voltage theory for a short-channel MOSFET using a surface-potential distribution model
Y. Ōmura; K. Ohwada
11

Threshold voltage of small-geometry Si MOSFETs
Thomas A. DeMassa; Ho Sheng Chien
12

In Situ Study of the Impact of Aberration-Corrected Electron-Beam Lithography on the Electronic Transport of Suspended Graphene Devices
Naomi Mizuno; Fernando Camino; Xu Du
13

An InGaP/GaAs Merged HBT-FET (BiFET) Technology and Applications to the Design of Handset Power Amplifiers
Metzger; A.G.; Ramanathan; R.; Jiang Li; Hsiang-Chih Sun; Cismaru; C.; Hongxiao Shao; Rushing; L.; Weller; K.P.; Ce-Jun Wei; Yu Zhu; Klimashov; A.; Tkachenko; Y.A.; Bin Li; Zampardi; P.J
14

A versatile 250/300-V IC process for analog and switching applications
Ludikhuize; A.W
15

[IEEE 10th Annual IEEE (GaAs IC) Symposium, Gallium Arsenide Integrated Circuit. Technical Digest 1988. - Nashville, TN, USA (6-9 Nov. 1988)] 10th Annual IEEE (GaAs IC) Symposium, Gallium Arsenide Integrated Circuit. Technical Digest 1988. - Reduction of the backstage effect in GaAs MESFETS by charge confinement at the backgate electrode
Finchem; E.P.; Vetanen; W.A.; Odekirk; B.; Canfield; P.C
16

Charging effects of ErAs islands embedded in AlGaAs heterostructures
A. Dorn; M. Peter; S. Kicin; T. Ihn; K. Ensslin; D. Driscoll; A.C. Gossard
17

An experimental study of backgating effects in GaAs MESFETs
Saptharishi Sriram; Mukunda B. Das
18

Local gating of a graphene Hall bar by graphene side gates
Molitor; F.; Güttinger; J.; Stampfer; C.; Graf; D.; Ihn; T.; Ensslin; K
19

2-D simulation of kink-related sidegating effects in GaAs MESFETs
Kasuoki Usami; Kazushige Horio
20

A Fully Integrated ADC in Organic Thin-Film Transistor Technology on Flexible Plastic Foil
Marien; H.; Steyaert; M.S.J.; van Veenendaal; E.; Heremans; P
21

A Proof of Convergence of Gummel’s Algorithm for Realistic Device Geometries
Kerkhoven; Thomas
22

[IEEE 2011 IEEE International SOI Conference - Tempe, AZ, USA (2011.10.3-2011.10.6)] IEEE 2011 International SOI Conference - TCAD study of back-gate biasing in UTBB
Hook; Terence B.; Furkay; Stephen; Kulkarni; Pranita; Monsieur; Frederic
23

Correlation between the backgating effect of a GaAs MESFET and the compensation mechanism of a semi-insulating substrate
Ogawa; M.; Kamiya; T
24

Observations of backgate impedance dispersion in GaAs isolation structures
Boroumand; F.A.; Swanson; J.G
25

Origins and characterization of low-frequency noise in GaAs MESFET's grown on InP substrates
Chertouk; M.; Chovet; A
26

High-responsivity optical FET's fabricated on a FET-SEED structure
Jiafu Luo; Grot; A.; Psaltis; D
27

Local gating of decoupled graphene monolayers
T. Lüdtke; H. Schmidt; P. Barthold; R.J. Haug
28

Low-dimensional devices fabricated by molecular beam epitaxy regrowth over patterned δ-doped backgates
M.L. Leadbeater; T.M. Burke; E.H. Linfield; N.K. Patel; D.A. Ritchie; M. Pepper
29

Fully-Automated and Portable Design Methodology for Optimal Sizing of Energy-Efficient CMOS Voltage Rectifiers
Gosset; G.; Flandre; D
30

Impact of Quantum Confinement on Backgate-Bias Modulated Threshold-Voltage and Subthreshold Characteristics for Ultra-Thin-Body GeOI MOSFETs
Chang-Hung Yu; Yu-Sheng Wu; Hu; V.P.-H.; Pin Su
31

Backgating in GaAs devices and integrated circuits
L. G. Salmon
32

Field effect and Coulomb blockade in silicon on insulator nanostructures fabricated by atomic force microscope
I. Ionica; L. Montès; S. Ferraton; J. Zimmermann; L. Saminadayar; V. Bouchiat
33

MBE growth and patterned backgating of electron–hole bilayer structures
I. Farrer; A.F. Croxall; K. Das Gupta; C.A. Nicoll; H.E. Beere; M. Thangaraj; J. Waldie; D.A. Ritchie; M. Pepper
34

A large-signal equivalent circuit model for substrate-induced drain-lag phenomena in HJFETs
Kunihiro; K.; Ohno; Y
35

Infrared light-induced beating of Shubnikov–de Haas oscillations in MBE grown InAs/AlSb quantum wells
Yu.G. Sadofyev; A. Ramamoorthy; J.P. Bird; S.R. Johnson; Y.-H. Zhang
36

The effect of backgating on the design and performance of GaAs digital integrated circuits
Birrittella; M.S.; Seelbach; W.C.; Goronkin; H
37

Increased junction breakdown voltages in silicon-on-insulator diodes
Chen; H.-S.; Li; S.S.; Fox; R.M.; Krull; W.A
38

Electrical and optical characterization of InAs quantum dots grown on ion implanted GaAs(100)
D. Reuter; P. Schafmeister; P. Kailuweit; C. Bock; U. Kunze; A. D. Wieck
39

Gate voltage dependence of subband structure in a two-dimensional electron gas in AlGaN/GaN heterostructures
K Tsubaki; N Maeda; T Saitoh; T Nishida; N Kobayashi
40

Fabrication and characterisation of Coulomb blockade devices in silicon
R. Augke; W. Eberhardt; S. Strähle; F.E. Prins; D.P. Kern
41

Effect of backgate bias on the breakdown voltage of P-N junctions in SOI films
Zain O. Mohsen; S.C. Rustagi
42

Threshold voltage models of short, narrow and small geometry MOSFET's: A review
L.A. Akers; J.J. Sanchez
43

The Art of Analog Layout
Alan Hastings; Roy Alan Hastings
44

The Art Of Analog Layout
Alan Hastings; Roy Alan Hastings