- Main
- Engineering - Electrical & Electronic Engineering
- Verilog HDL高级数字设计(第二版)
Verilog HDL高级数字设计(第二版)
Michael D. Ciletti 著,李广军 林水生 阎波 等译How much do you like this book?
What’s the quality of the file?
Download the book for quality assessment
What’s the quality of the downloaded files?
《国外电子与通信教材系列:Verilog HDL高级数字设计(第2版)》依据数字集成电路系统工程开发的要求与特点,利用Verilog HDL对数字系统进行建模、设计与验证,对ASIC/FPGA系统芯片工程设计开发的关键技术与流程进行了深入讲解,内容包括:集成电路芯片系统的建模、电路结构权衡、流水线技术、多核微处理器、功能验证、时序分析、测试平台、故障模拟、可测性设计、逻辑综合、后综合验证等集成电路系统的前后端工程设计与实现中的关键技术及设计案例。书中以大量设计实例叙述了集成电路系统工程开发须遵循的原则、基本方法、实用技术、设计经验与技巧。
Year:
2014
Publisher:
电子工业出版社
Language:
chinese
Pages:
649
ISBN 10:
7121221934
ISBN 13:
9787121221934
Series:
国外电子与通信教材系列
File:
PDF, 23.57 MB
Your tags:
IPFS:
CID , CID Blake2b
chinese, 2014
Read Online
- Download
- pdf 23.57 MB Current page
- Checking other formats...
- Convert to
- Unlock conversion of files larger than 8 MBPremium
The file will be sent to your email address. It may take up to 1-5 minutes before you receive it.
The file will be sent to you via the Telegram messenger. It may take up to 1-5 minutes before you receive it.
Note: Make sure you have linked your account to Z-Library Telegram bot.
The file will be sent to your Kindle account. It may take up to 1–5 minutes before you receive it.
Please note: you need to verify every book you want to send to your Kindle. Check your mailbox for the verification email from Amazon Kindle.
Conversion to is in progress
Conversion to is failed
Premium benefits
- Send to eReaders
- Increased download limit
- File converter
- More search results
- More benefits